%FILES%
usr/
usr/share/
usr/share/icesugar-nano/
usr/share/icesugar-nano/doc/
usr/share/icesugar-nano/doc/LatticeSemi/
usr/share/icesugar-nano/doc/LatticeSemi/FPGA-DS-02029-3-5-iCE40-LP-HX-Family-Data-Sheet-1022803.pdf
usr/share/icesugar-nano/doc/LatticeSemi/FPGA-TN-02052-1-2-iCE40-sysCLOCK-PLL-Design-Usage-Guide.pdf
usr/share/icesugar-nano/doc/icesugar-nano-bottom.png
usr/share/icesugar-nano/doc/icesugar-nano-top.png
usr/share/icesugar-nano/doc/icesugar_nano_1.jpg
usr/share/icesugar-nano/doc/icesugar_nano_2.jpg
usr/share/icesugar-nano/doc/icesugar_nano_3.jpg
usr/share/icesugar-nano/doc/icesugar_nano_4.jpg
usr/share/icesugar-nano/doc/icesugar_nano_5.jpg
usr/share/icesugar-nano/doc/usbser.inf
usr/share/icesugar-nano/schematic/
usr/share/icesugar-nano/schematic/ICESugar-nano-v1.2.pdf
